Skip to main content
Chaptra
Cover of VLSI Planarization

VLSI Planarization

Written by V.Z. Feinberg,A.G. Levin,E.B. Rabinovich

Not rated yet — tap a star to review it

187 pages, about 4 hours of reading

Chaptra reads alongside you — AI insights, chapter breakdowns and reader discussions for every book. Join free

About this book

At the beginning we would like to introduce a refinement. The term 'VLSI planarization' means planarization of a circuit of VLSI, Le. the embedding of a VLSI circuit in the plane by different criteria such as the minimum number of connectors, the minimum total length of connectors, the minimum number of over-the-element routes, etc. A connector is designed to connect the broken sections of a net. It can be implemented in different ways depending on the technology. Connectors for a bipolar VLSI are implemented by diffused tun nels, for instance. By over-the-element route we shall mean a connection which intersects the enclosing rectangle of an element (or a cell). The possibility of the construction such connections during circuit planarization is reflected in element models and can be ensured, for example, by the availability of areas within the rectangles where connections may be routed. VLSI planarization is one of the basic stages (others will be discussed below) of the so called topological (in the mathematical sense) approach to VLSI design. This approach does not lie in the direction of the classical approach to automation of VLSI layout design. In the classical approach to computer aided design the placement and routing problems are solved successively. The topological approach, in contrast, allows one to solve both problems at the same time. This is achieved by constructing a planar embedding of a circuit and obtaining the proper VLSI layout on the basis of it.

Read it with a club

Small groups reading the same books and talking as they go.

All clubs
A warm-lit wall of bookshelves

News

  • 1 member
  • 1,813 discussions
  • Active 5h ago

Read VLSI Planarization alongside people who are reading it too.

Chaptra Prime — paid clubs, every club feature, and unlimited reading support, for $5 a month or $60 once.

See Prime

Reading guide

Themes, characters and key ideas in VLSI Planarization, written by Chaptra AI.

  • about 8 hours
  • advanced
  • analytical
  • instructive
  • methodical

This book, "VLSI Planarization," meticulously defines and explores the concept of VLSI planarization as a fundamental stage in the topological approach to VLSI design. It refines the term to mean the embedding of a VLSI circuit in a plane, optimized by criteria such as minimizing connectors, total connector length, and over-the-element routes. The authors detail the nature of 'connectors' and 'over-the-element routes,' explaining their technological implementation and significance for circuit design flexibility. Crucially, the text positions this topological method as an innovative alternative to the classical approach, enabling simultaneous solutions for placement and routing problems, thereby offering a more integrated design methodology.

The term 'VLSI planarization' means planarization of a circuit of VLSI, Le. the embedding of a VLSI circuit in the plane by different criteria such as the minimum number of connectors, the minimum total length of connectors, the minimum number of over-the-element routes, etc.

Key themes

VLSI Planarization as an Optimization Problem
The central theme revolves around defining and solving the problem of embedding a VLSI circuit into a plane, not just as a geometric task, but as a multi-criteria optimization challenge. The book emphasizes achieving this embedding while minimizing key metrics such as the number and total length of connectors, and the number of over-the-element routes. This underscores the engineering imperative of efficiency and resource utilization in circuit design.
Topological vs. Classical Design Approaches
This theme highlights the book's core contribution: advocating for a 'topological (in the mathematical sense) approach' to VLSI design as a distinct and advantageous alternative to the 'classical approach.' The classical method separates placement and routing, solving them successively. In contrast, the topological approach aims to solve both simultaneously through planar embedding, representing a paradigm shift towards integrated design methodologies.
Practical Implementation of Theoretical Concepts
The book meticulously bridges abstract mathematical concepts of planar embedding with the tangible realities of VLSI fabrication. It details how theoretical constructs like 'connectors' and 'over-the-element routes' are not just abstract ideas but have specific technological implementations (e.g., diffused tunnels) and practical implications for element models and routing flexibility. This demonstrates a strong focus on the applicability of theory to real-world engineering challenges.

Worth discussing

How does the topological approach to VLSI design presented in the book offer advantages over the classical sequential placement and routing methods, particularly concerning design efficiency and optimality?

Chapter-by-chapter breakdowns, character arcs and the full thematic analysis come with a free account.

Discussions

No one has started one yet

Join

Questions this book opens up

No discussions yet

Be the first to start a discussion about this book!

Sign up to start the discussion

Reviews

No reviews yet

Be the first to review this book!